

Fundamentals in MoS₂ Transistors: Dielectric, Scaling and Metal Contacts

Han Liu, Adam T. Neal, Yuchen Du and Peide D. Ye

Department of Electrical and Computer Engineering and Birck Nanotechnology Center,
Purdue University, West Lafayette, Indiana 47907, USA

The rise of two-dimensional (2D) crystals has given new challenges and opportunities to the device research. The semiconducting MoS₂ has been considered as a promising ultrathin body channel for future microelectronic and optoelectronic devices. In this paper, we focus on the fundamental device properties in MoS₂ transistors. In the first part we introduce the dielectric integration on MoS₂ and other 2D crystals by atomic layer deposition, revealing the similarities and differences of dielectric integration on bulk and 2D crystals. Then we discuss scaling of channel length and width of MoS₂ transistors. We also present the different metal contacts on MoS₂, showing Fermi level pinning at metal/2D interfaces. Finally we demonstrate a statistical study on CVD based single layer MoS₂ transistors, therefore to show potentials and limitations on these 2D crystals in device applications.

Introduction

Transition metal dichalcogenides, typically MoS₂, as another typical type of layered structure material, shows good potentials in device application due to a satisfied band gap, thermal stability, carrier mobility, and compatibility to silicon based CMOS process [1-3]. In order to realize high performance MoS₂ MOSFETs, three major issues need to be completely addressed: how to achieve a low-resistivity metal-semiconductor junction, how to achieve high-quality interface between 2D crystal and dielectric, and device performance at scaled dimensions. As the material cannot be effectively implanted due to the ultrathin nature, the contact resistance (R_c) is mostly determined by the Schottky barrier height (SBH) at the MoS₂/metal interface. This contact resistance at the MoS₂/metal junction is tremendously larger than other contacts at metal/low-dimensional systems like graphene or carbon nanotube due to the enlarged SBH because of the much larger band gap of MoS₂, as expected. Thus to find a metal or alloy which has the work function located near or even into the conduction (valence) band edge for n-type (p-type) transistors without pinning becomes significantly important. Also, for the second issue, although the high-k dielectric has been successfully demonstrated previously [4], the interface between high-k dielectric needs to be systematically studied. The third issue is related with transistor dimension, which determines the packing density for a single chip. For potential applications, the performance limitation of MoS₂ transistors associated with channel length/width scaling must be investigated [5,6].

Dielectric Integration on 2D Crystals

Researchers have noticed that the deposition of high-k dielectrics onto 2D crystals, such as graphene, is not as easy as deposition onto bulk crystals. A typical example is the

failure of Al_2O_3 deposition on graphene basal plane with trimethylaluminum (TMA) and water as ALD precursors, which is the most reliable ALD process with a wide process window. This failure has been understood to be caused by the difficulty of forming chemical bonds on the graphene basal plane due to existing global sp^2 -hybridization [7,8]. Despite several successful attempts to integrate high-k dielectrics onto 2D systems [9,10], the integration of high-k dielectric onto such 2D crystals has not been thoroughly studied. We focus on the growth of ALD Al_2O_3 on two typical 2D materials: boron nitride, a sister material of graphene and previously used as a graphene dielectric [11]; and MoS_2 , a promising layer-structured semiconducting material with a satisfying band gap.




Figure 1: AFM images of BN or MoS_2 surface after 111 cycles of ALD Al_2O_3 at 200°C, 300°C and 400°C. All images are taken in a 2 μm by 2 μm region with a scale bar of 500 nm.

Figure 1(a)-1(f) show selected AFM images on BN and MoS_2 surfaces after 111 ALD cycles at 200°C, 300°C and 400°C, with an expected Al_2O_3 thickness of ~ 10 nm with TMA and water as precursors. The Al_2O_3 growth rate on SiO_2 substrates did not have significant temperature dependence; however, its growth on BN and MoS_2 flakes was strongly temperature dependent. We observed a uniform Al_2O_3 layer formed at 200°C on both BN and MoS_2 substrates. Our previous study showed that the leakage current density was relatively small ($\sim 2 \times 10^{-4} \text{ A/cm}^2$ under 1 V gate bias) for MoS_2 based metal-oxide-semiconductor structure, suggesting that the ALD Al_2O_3 thin film on MoS_2 was of good quality [2]. With elevated growth temperatures, it was obvious that the Al_2O_3 film was not uniform on both BN and MoS_2 substrates. When the growth temperature was increased to 250°C, pinhole defects started to appear at the 2D surface. With further increase of growth temperatures, these pinholes tended to expand and finally connect with each other, leaving island like Al_2O_3 clusters on the 2D basal plane. In contrast to the growth on basal plane, the growth on edges remain constant at the range between 200°C to 400°C, due to the existence of dangling bonds at the basal edges.

Channel Length Scaling of MoS₂ Transistors

We fabricated sets of MoS₂ MOSFETs with various channel length. Each set was fabricated on the same rectangular MoS₂ flake, so the scaling effect can be directly observed and compared without needing to correct for geometry and thickness variations. The flakes were mechanically exfoliated from a bulk ingot as described in previous studies and transferred to a heavily doped Si substrate with a 300 nm SiO₂ capping layer. The heavily doped silicon substrate serves as the global back gate and the SiO₂ as the dielectric. Here we select the MoS₂ devices fabricated on a ~5 nm thick crystal which corresponds to ~6 layers with a rectangular shape as representatives.




Figure 2: (a) Semi-log plot of the transfer characteristics of a 2 μm long device fabricated on a 5 nm thick MoS₂ crystal. Drain voltage is applied from 0.1 V to 1 V with a 0.3 V step. (b) Output characteristics of the same device. (c)(d) Transfer and output characteristics from a device with $L_{ch} = 100 \text{ nm}$.

We examined the transistor characteristics of both long-channel and short-channel MoS₂ MOSFETs. The study was carried out on the same sets of devices. Considering that the monolayer has been shown to have a larger bandgap and hence a lower mobility and larger contact resistance, we fabricated the devices on a few-layer crystal for a better tradeoff between the on/off ratio and device performance. Note that the dielectric constant of MoS₂ is only around 3.3, according to a previous theoretical study [12], and a 5 nm thick crystal would be thin enough for short channel devices to turn off completely. Figure 2 shows the transfer and output curves for the 2 μm and 100 nm channel length devices. Drain current saturation was observed in short channel devices as shown in Figure 2(d). Because of their large bandgap of 1.2 eV, these devices, unlike graphene, can be easily turned off. Even though the thickness of gate dielectric is extremely large (300 nm), which results in a much degraded electrostatic control, still no evident short channel effects were observed with channel lengths down to 100 nm. For this short channel device, the on-current is reaching 70 mA/mm at $V_{ds} = 1 \text{ V}$, and the current on/off ratio is over 10^7 for $V_{ds} = 1 \text{ V}$, and is able to maintain an on/off ratio of 10^9 at $V_{ds} = 0.1 \text{ V}$. Benefiting from its ultrathin body, the on/off ratio doesn't drop much compared to the 2

μm long device which has a current on/off ratio up to $\sim 10^{10}$, showing good immunity to short channel effects. Note that significant short channel effects could be observed on other planar devices, such as InGaAs or Ge, when the gate length was scaled down to 150 nm. Our observation of transistor behavior without evident short channel effects with 300 nm SiO_2 indicates that the enhancement of electrostatic control by reducing the gate dielectric thickness down to several nanometers would significantly push the scaling of channel length down to sub-10 nm for MoS_2 devices. This is beyond the range of conventional semiconductors. The superior immunity to short channel effects of MoS_2 not only originates from its ultrathin body nature, but is also due to the low dielectric constant of MoS_2 itself.

Channel Width Scaling of MoS_2 Transistors




Fig. 3. (a) Extracted channel conductance of all sets of devices versus channel width. (b) Extracted threshold voltage of all sets of devices versus channel width.

We study the channel width scaling associated with The V_T is extracted from the linear extrapolation method at a low drain voltage. Threshold voltages for all three sets of devices are plotted in Figure 3(b). Similar trends can be observed for all sets of devices. The V_T remains constant for transistors with wider channel width ($W > 500$ nm). As the width of the channel is narrowed down to 200 nm, we start to observe the V_T shift to positive values. Apparently, transistors with thinner bodies (D1 and D2) are more likely to be influence by this effect. For one of the 6 nm thick set of transistors (D2), the threshold voltage ultimately shifts from -20V to 30V, indicating a clear transition from being a depletion-mode transistor to being an enhancement-mode operation just by trimming down the channel width. The geometry of these nanoribbon transistors with channel width less than 100 nm has a similar structure to Si FinFETs, if we ignore that the MoS_2 channel is modulated only from the back gate. Similar trends of V_T shift have also been observed in Si FinFETs as well as InGaAs nanowire transistors. This narrow channel effect was ascribed to the lateral expansion of depletion layer due to fringing field effect or quantum confinement in device channels [13]. However, the channel widths are strickly defined in our MoS_2 transistors thus they cannot have a lateral expansion in depletion layer. Also, they are much wider than those of these Si FinFETs and InGaAs nanowire MOSFETs. We believe that our V_T shift is due to edge depletion, similar to what has been observed in majority carrier GaN nanoribbon devices [14]. The edge depletion could be induced by either electric fields or ambient molecules (e.g. H_2O) adsorbed at the MoS_2 surface. Given

our previous surface study of ALD growth on 2D crystals, these polarized molecules can be strongly adsorbed at MoS₂ surface and even persist at 300-400 °C [4]. As expected, the V_T of the devices fabricated on the thicker crystal (D3) show relatively minor shifts compared to the devices with thinner flakes, as shown in the same figure. The observation of V_T shifts for MoS₂ transistors with width scaling is important. The 2D nature of MoS₂ and other TMD based transistors makes them difficult to engineer the channel through doping. This demonstrated approach, using the width to achieve V_T adjustments on the same starting channel material in order to realize both enhancement-mode and depletion-mode operation, is a simple and favorable method for circuit designs such as to realize an enhancement-mode/depletion-mode based inverter.

Metal Contacts on MoS₂




Figure 4: (a) Schematic diagram of the back-gated MoS₂ MOSFETs in a TLM structure. (b) Optical microscope image of one of the fabricated devices. Scale bar is 5 μm. (c) Comparison of contact resistance of Ni/Au on a 5 nm thick device and Au on a 6 nm thick device.

The schematic and corresponding optical microscope image of the devices on a 5 nm thick MoS₂ are shown in Figure 4(a) and 4(b), and have various channel lengths from 2 μm down to 100 nm, as defined by electron beam lithography. Metallization was performed by electron beam evaporation afterwards. The width of the contact bars are 500 nm. To realize high performance short channel devices, one of the major issues is to reduce the source/drain contact resistance. We used Ni/Au as the source/drain metal. No annealing was performed after lift-off process. The Ni/Au contact resistance was extracted using the two-terminal transfer length method (TLM) measurement of the same structure, as shown in Figure 4(c). We extracted the low-field ($V_{ds}=50\text{mV}$) contact resistance from devices with larger channel length ($>500\text{ nm}$), which is much larger than the carrier mean free path in the channel [15], so that the electron transport can be considered as entirely in the diffusive regime. The measurement was performed at room temperature. The contact resistance showed a strong dependence on the back gate bias, as the MoS₂ crystal is electrically-doped under high gate bias, leading to a smaller contact resistance. The smallest R_c measured in the Ni/MoS₂ junction is $4.7\pm0.5\ \Omega\cdot\text{mm}$ at 50V back gate bias, and increased to $18.0\pm5.9\ \Omega\cdot\text{mm}$ at zero back gate bias. The contact resistance is about a factor of 40 larger than the Pd/graphene contact, for the absence of a

Schottky barrier at metal/graphene junction. Note that the error bars on the left side are significantly larger than those on the right, where the channel is heavily doped. This is attributed to a larger contact resistance on MoS₂ at lower gate bias, leading to a larger absolute error, which is also observed in former graphene TLM study. Generally, the gate dependence of R_c can be attributed to two reasons. One is the existence of a Schottky barrier at the metal/semiconductor interface, as gate bias would change the tunneling efficiency due to band bending at the metal/semiconductor interface. The other is the electrical doping of the semiconductor, as happens with graphene. As a comparison, an Au/MoS₂ TLM structure is also fabricated on another flake with similar thickness (~6 nm), with its contact resistance shown in the same figure. Despite the variance between the two flakes, our results reveal similar contact resistances under the same gate biases. The Schottky barrier between at the MoS₂/Au junction is also observed in a previous temperature dependence study, where the measured mobility showed strong degradation at low temperatures. This could be understood as an increasing contact resistance due to the reduced thermionic emission.

Summary

In this paper, we have studied the fundamental device properties in MoS₂ transistors. We demonstrate the feasibility of ALD dielectric integration on MoS₂ and other 2D crystals and reveal the physical adsorption of precursors. We also study the device scaling properties in MoS₂ transistors. Our results show the superior immunity of MoS₂ transistors to short channel effects and the transition from depletion-mode to enhancement-mode by width scaling. Finally we study the metal contact resistance on MoS₂. We find large contact resistance due to Schottky barrier at the metal/MoS₂ interfaces. The large contact resistance is the major challenge currently in MoS₂ transistor development.

References

- [1] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti and A. Kis, *Nat. Nanotechnol.* **6**, 147 (2011)
- [2] H. Liu, and P. D. Ye, *IEEE Elect. Dev. Lett.* **33**, 546 (2012)
- [3] H. Liu, M. Si, S. Najmaei, A. T. Neal, Y. Du, P. M. Ajayan, J. Lou and P. D. Ye, *Nano Lett.* **13**, 2640 (2013)
- [4] H. Liu, K. Xu, X. J. Zhang and P. D. Ye, *Appl. Phys. Lett.* **100**, 152115 (2012)
- [5] H. Liu, A. T. Neal and P. D. Ye, *ACS Nano* **6**, 8563 (2012)
- [6] H. Liu, J. J. Gu and P. D. Ye, *IEEE Elect. Dev. Lett.* **33**, 1273 (2012)
- [7] Y. Xuan, Y. Q. Wu, T. Shen, M. Qi, M. A. Capano, J. A. Cooper, and P. D. Ye, *Appl. Phys. Lett.* **92**, 013101 (2008)
- [8] X. Wang, S. M. Tabakman and H. Dai, *J. Am. Chem. Soc.* **130**, 8152 (2008)
- [9] H. Liu and P. D. Ye, *Appl. Phys. Lett.* **99**, 052108 (2011)
- [10] G. Lee, B. Lee, J. Kim and K. Cho, *J. Phys. Chem. C*, **113**, 14225 (2009)
- [11] C. R. Dean, A. F. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. Watanabe, T. Taniguchi, P. Kim, K. L. Shepard and J. Hone, *Nat. Nanotechnol.* **5**, 722 (2010)
- [12] Y. Yoon, K. Ganapathi and S. Salahuddin, *Nano Lett.* **11**, 3768 (2011)
- [13] J.J. Gu, Y.Q. Liu, Y.Q. Wu, R. Colby, R.G. Gordon and P.D. Ye, *IEDM Tech. Dig.* 769 (2011)
- [14] B. Lu, E. Matioli and T. Palacios, *IEEE Elect. Dev. Lett.* **33**, 360 (2012)
- [15] F. N. Xia, V. Perbeinos; Y. M. Lin; Y. Q. Wu; P. Avouris, *Nat. Nanotechnol.* **6**, 179 (2011)